Skip to content
This repository has been archived by the owner on Jun 10, 2024. It is now read-only.

Latest commit

 

History

History
31 lines (21 loc) · 1.44 KB

README.md

File metadata and controls

31 lines (21 loc) · 1.44 KB

Documentation

Documentation relevant to the designs and examples available on https://github.com/RISCV-on-Microsemi-FPGA.

MIV_RV32IMA_L1_AHB

Handbook and Release Note for the MIV_RV32IMA_L1_AHB soft processor IP core

MIV_RV32IMA_L1_AXI

Handbook and Release Note for the MIV_RV32IMA_L1_AXI soft processor IP core

MIV_RV32IMAF_L1_AHB

Handbook and Release Note for the MIV_RV32IMAF_L1_AHB soft processor IP core

CoreRISC_AXI4_HB.pdf

This is the handbook for the CoreRISCV_AXI4 processor IP block. CoreRISCV_AXI4 is used in the example hardware designs found on https://github.com/RISCV-on-Microsemi-FPGA.

CoreRISCV_AXI4 is a soft processor implementing the RV32IM ISA and the RISC-V privileged specification v1.9.

FlashProExpress_RISCV_Guide_v1 0.pdf

This guide explains how to use FlashPro Express (FPExpress) to download CoreRISCV_AXI4 projects to a development kits.

SoftConsoleV5 0_RISCV_Guide_v1 0.pdf

This guide explains how to use SoftConsole V5.0 on Ubuntu to debug firmware.

RISC-V_Soft_Processor_on_PolarFire.pdf

This document explains in detail how to use a RISC-V on Microsemi PolarFire FPGA. Microsemi PolarFire FPGA: https://www.microsemi.com/products/fpga-soc/design-resources/dev-kits/polarfire/polarfire-eval-kit

Future Electronics Microsemi Creative Development Board User Guide Rev 1.pdf

This is the user guide for the Creative Develoment board from Future Electronics. It contains pin locations and DDR set up.