We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Run the design from the symbiflow-arch-defs: quicklogic_testsuit/camif It shows the below error, even if the bipadoff is just declared once :
Warning: Replacing memory \ram with list of registers. See /home/build/antmicro_install/bin/../share/yosys/quicklogic/cells_sim.v:3655, /home/build/antmicro_install/bin/../share/yosys/quicklogic/cells_sim.v:3565, /home/build/antmicro_install/bin/../share/yosys/quicklogic/cells_sim.v:3544 /home/build/antmicro_install/bin/../share/yosys/quicklogic/cells_sim.v:4762: ERROR: Re-definition of module `\bipadoff'! make[3]: *** [quicklogic/tests/quicklogic_testsuite/camif/camif-ql-chandalar/ql-s3-ql-eos-s3-virt-ql-eos-s3-wlcsp/top_synth.json] Error 1 make[2]: *** [quicklogic/tests/quicklogic_testsuite/camif/CMakeFiles/file_quicklogic_tests_quicklogic_testsuite_camif_camif-ql-chandalar_ql-s3-ql-eos-s3-virt-ql-eos-s3-wlcsp_top.eblif.dir/all] Error 2 make[1]: *** [quicklogic/tests/quicklogic_testsuite/camif/CMakeFiles/camif-ql-chandalar_route.dir/rule] Error 2 make: *** [quicklogic/tests/quicklogic_testsuite/camif/CMakeFiles/camif-ql-chandalar_route.dir/rule] Error 2
The text was updated successfully, but these errors were encountered:
No branches or pull requests
Run the design from the symbiflow-arch-defs: quicklogic_testsuit/camif
It shows the below error, even if the bipadoff is just declared once :
Warning: Replacing memory \ram with list of registers. See /home/build/antmicro_install/bin/../share/yosys/quicklogic/cells_sim.v:3655, /home/build/antmicro_install/bin/../share/yosys/quicklogic/cells_sim.v:3565, /home/build/antmicro_install/bin/../share/yosys/quicklogic/cells_sim.v:3544
/home/build/antmicro_install/bin/../share/yosys/quicklogic/cells_sim.v:4762: ERROR: Re-definition of module `\bipadoff'!
make[3]: *** [quicklogic/tests/quicklogic_testsuite/camif/camif-ql-chandalar/ql-s3-ql-eos-s3-virt-ql-eos-s3-wlcsp/top_synth.json] Error 1
make[2]: *** [quicklogic/tests/quicklogic_testsuite/camif/CMakeFiles/file_quicklogic_tests_quicklogic_testsuite_camif_camif-ql-chandalar_ql-s3-ql-eos-s3-virt-ql-eos-s3-wlcsp_top.eblif.dir/all] Error 2
make[1]: *** [quicklogic/tests/quicklogic_testsuite/camif/CMakeFiles/camif-ql-chandalar_route.dir/rule] Error 2
make: *** [quicklogic/tests/quicklogic_testsuite/camif/CMakeFiles/camif-ql-chandalar_route.dir/rule] Error 2
The text was updated successfully, but these errors were encountered: