2021-1_EmbeddedSystem 순차정렬 후 중앙값 구하는 embedded hardware verilog module & testbench Xlinx CORE Generator: dual port SRAM ModelSim : Simulation Xlinx ISE: RTL Synthesis by XST Simulation Timing Summary
