-
Notifications
You must be signed in to change notification settings - Fork 6
/
Copy pathMVS.bib
96 lines (90 loc) · 3.65 KB
/
MVS.bib
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
% == this file is about multi-voltage assignment
% ====================================================================
% placement level
% ====================================================================
@inproceedings{MVS-DAC2003-Puri,
title = {Pushing {ASIC} performance in a power envelope},
author = {Puri, Ruchir and Stok, Leon and Cohn, John and Kung, David and Pan, David and Sylvester, Dennis and Srivastava, Ashish and Kulkarni, Sarvesh},
booktitle = dac,
pages = {788--793},
year = {2003},
}
@article{MVS-TCAD2009-Wu,
title = {Incremental improvement of voltage assignment},
author = {Wu, Huaizhi and Wong, Martin DF},
journal = tcad,
volume = {28},
number = {2},
pages = {217--230},
year = {2009},
publisher = {IEEE}
}
@inproceedings{MVS-ASPDAC2017-Blutman,
title={Floorplan and placement methodology for improved energy reduction in stacked power-domain design},
author={Blutman, Kristof and Fatemi, Hamed and Kahng, Andrew B and Kapoor, Ajay and Li, Jiajia and de Gyvez, Jos{\'e} Pineda},
booktitle=aspdac,
pages={444--449},
year={2017},
}
% ====================================================================
% voltage partitioning
% ====================================================================
@inproceedings{MVS-ASPDAC2006-Gu,
title = {{TAPHS}: Thermal-aware unified physical-level and high-level synthesis},
author = {Gu, Zhenyu Peter and Yang, Yonghong and Wang, Jia and Dick, Robert P and Shang, Li},
booktitle = aspdac,
pages = {879--885},
year = {2006},
}
@inproceedings{MVS-DAC2007-Liu,
title = {A provably good approximation algorithm for power optimization using multiple supply voltages},
author = {Liu, Hung-Yi and Lee, Wan-Ping and Chang, Yao-Wen},
booktitle = dac,
pages = {887--890},
year = {2007},
}
@inproceedings{MVS-GLSVLSI2010-Lin,
title = {A revisit to voltage partitioning problem},
author = {Lin, Tao and Dong, Sheqin and Yu, Bei and Chen, Song and Goto, Satoshi},
booktitle = glsvlsi,
pages = {115--118},
year = {2010},
}
% ====================================================================
% Floorplan-level MVS
% ====================================================================
@inproceedings{MVS-ICCAD2006-Lee,
title = {Voltage island aware floorplanning for power and timing optimization},
author = {Lee, Wan-Ping and Liu, Hung-Yi and Chang, Yao-Wen},
booktitle = iccad,
pages = {389--394},
year = {2006},
}
@inproceedings{MVS-ASPDAC2007-Mak,
title = {Voltage island generation under performance requirement for {SoC} designs},
author = {Mak, Wai-Kei and Chen, Jr-Wei},
booktitle = aspdac,
pages = {798--803},
year = {2007},
}
@inproceedings{MVS-ICCAD2007-Lee,
title = {An {ILP} algorithm for post-floorplanning voltage-island generation considering power-network planning},
author = {Lee, Wan-Ping and Liu, Hung-Yi and Chang, Yao-Wen},
booktitle = iccad,
pages = {650--655},
year = {2007},
}
@inproceedings{MVS-ICCAD2007-Ma,
title = {Voltage island-driven floorplanning},
author = {Ma, Qiang and Young, Evangeline FY},
booktitle = iccad,
pages = {644--649},
year = {2007},
}
@inproceedings{MVS-ICCAD2008-Ma,
title = {Network flow-based power optimization under timing constraints in {MSV}-driven floorplanning},
author = {Ma, Qiang and Young, Evangeline FY},
booktitle = iccad,
pages = {1--8},
year = {2008},
}