You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
We are trying to gather hardware design resources (HDL/EDA/FPGA/ASIC) in github.com/hdl. Apart from building a critical mass around providing open source EDA tooling in a number of different ways (hdl/packages), there is hdl/constraints for gathering (meta)data about development boards and the devices found in them (FPGAs and memories). See hdl.github.io/constraints. Moreover, the content from that repo is shown in hdl.github.io/awesome (see hdl.github.io/awesome/boards).
Hi @iDoka!
We are trying to gather hardware design resources (HDL/EDA/FPGA/ASIC) in github.com/hdl. Apart from building a critical mass around providing open source EDA tooling in a number of different ways (hdl/packages), there is hdl/constraints for gathering (meta)data about development boards and the devices found in them (FPGAs and memories). See hdl.github.io/constraints. Moreover, the content from that repo is shown in hdl.github.io/awesome (see hdl.github.io/awesome/boards).
Would you like adding the content from this repo into https://github.com/hdl/constraints/tree/main/board and listing it in https://github.com/hdl/awesome/blob/develop/README.md?
The text was updated successfully, but these errors were encountered: