-
Notifications
You must be signed in to change notification settings - Fork 2
/
Copy pathMemory.archive.rpt
90 lines (76 loc) · 4.21 KB
/
Memory.archive.rpt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
Archive Project report for Memory
Sun Mar 20 16:54:51 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Archive Project Summary
3. Archive Project Messages
4. Files Archived
----------------
; Legal Notice ;
----------------
Copyright (C) 2021 Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions
and other software and tools, and any partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Intel Program License
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors. Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
+----------------------------------------------------------------+
; Archive Project Summary ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Sun Mar 20 16:54:51 2022 ;
; Revision Name ; Memory ;
; Top-level Entity Name ; VGA ;
; Family ; MAX II ;
+------------------------+---------------------------------------+
+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Source control' contains:
Info: Project source and settings files
Info: Automatically detected source files
Warning: Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver
Info: Archive will store files relative to the closest common parent directory
Info (13213): Using common directory C:/Users/MarcoTabini/Documents/Quartus/VGA/
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'C:\\Users\\MarcoTabini\\Documents\\Quartus\\VGA\\dse\\dse1\\Memory.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'Memory.archive.rpt'
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/21.1/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 1 warning
Info: Peak virtual memory: 4831 megabytes
Info: Processing ended: Sun Mar 20 16:54:51 2022
Info: Elapsed time: 00:00:00
Info: Total CPU time (on all processors): 00:00:01
+--------------------------------------------------------------+
; Files Archived ;
+--------------------------------------------------------------+
; File Name ;
+--------------------------------------------------------------+
; c:/intelfpga_lite/21.1/quartus/bin64/assignment_defaults.qdf ;
; clock_generator.sv ;
; clock_phases.sv ;
; Memory.dse ;
; Memory.qsf ;
; memory_manager.sv ;
; mpu_fifo.qip ;
; mpu_fifo.v ;
; mpu_fifo_bb.v ;
; mpu_interface.sv ;
; VGA.qsf ;
; VGA.sv ;
; VGA320.qpf ;
; video_output.sv ;
+--------------------------------------------------------------+