Skip to content

Latest commit

 

History

History
15 lines (11 loc) · 553 Bytes

README.md

File metadata and controls

15 lines (11 loc) · 553 Bytes

cpu_cisc

Verilog implementation of 8-bit CISC Processor using 4 phase clocking scheme

Architecture

cisc_arch

Hardware Flowcharts

cisc_flow

Control Word Format

cw_format cw_ty

Instruction Format

iformat