Skip to content
View HakamAtassi's full-sized avatar

Block or report HakamAtassi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. ChaosCore ChaosCore Public

    A security oriented OoO RISC-V Core. https://chaoscore.atlassian.net/jira/software/projects/CHAOS/boards/2/backlog

    SystemVerilog 2

  2. ChaosCore-chipyard ChaosCore-chipyard Public

    Forked from ucb-bar/chipyard

    An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

    Scala

  3. ChaosCore-FPGA ChaosCore-FPGA Public

    FIRRTL

  4. ChaosCore-riscv-tests ChaosCore-riscv-tests Public

    Forked from riscv-software-src/riscv-tests

    C

  5. LVT LVT Public

    Chisel LVT (n read m write) memories.

    Scala