Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[SPIR-V 1.6] True Label and False Label of an OpBranchConditional must not be the same #2528

Merged
merged 1 commit into from
Jun 26, 2024

Conversation

vmaksimo
Copy link
Contributor

No description provided.

@@ -859,6 +859,8 @@ class SPIRVBranchConditional : public SPIRVInstruction {
getCondition()->getType()->isTypeBool());
assert(getTrueLabel()->isForward() || getTrueLabel()->isLabel());
assert(getFalseLabel()->isForward() || getFalseLabel()->isLabel());
if (Module->isAllowedToUseVersion(VersionNumber::SPIRV_1_6))
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I'm not filling strong about adding this assert as it's not an assertion of our implementation, is there a way to add an error message? We have probably discussed it during another PR, so sorry for bothering, but still could you please remind me the result?

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

@MrSidims Actually we didn't decide anything about error mechanism: #2482 (comment)
I'm not sure again if it's related to the PR, but it seems we should rework all the validate() methods to get rid of assertions. Will this be one day replaced with the validator from the SPIRV-Tools?

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Isn't this too dangerous? What if someone had input LLVM that previously worked, but it starts failing with this assert?

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

@LU-JOHN would you mind to provide an example of such module?

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This code is silly, but valid:

define spir_func void @func_export(i16 %a) {
entry:
%cmp = icmp eq i16 %a, 0
br i1 %cmp, label %same, label %same

same:
ret void
}

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I wonder why this restriction was added. What positive impact does it have?

On a more relevant note, I think this PR might need a test. Thanks

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This code is silly, but valid:

And how can we generate such module to break existing flows? But may be we indeed shall not add an assertion, instead we should just skip such branch instructions during translation, but I'd like to see C examples. I've attempted to get one with goto, but failed. We can't get such BB as a loop's latch BB, right?

What positive impact does it have?

If I'm not mistaken, the idea is to ensure maximum convergence in generated SPIR-V modules, for this you need to have as minimum re-convergence points as possible (there is more work for this, but it's not applicable to this very change). In the example provided by John the branch instruction is useless and can be removed supporting minimum re-convergence goal.

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I couldn't make an example from C either.

Copy link
Contributor Author

@vmaksimo vmaksimo May 23, 2024

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

@MrSidims @LU-JOHN @asudarsa To sum it up, would you suggest not to have this change at all, or is it better to just commit as it is without the test to be more specification conformant?

@MrSidims MrSidims merged commit 4a6a174 into KhronosGroup:main Jun 26, 2024
9 checks passed
vmaksimo added a commit to vmaksimo/SPIRV-LLVM-Translator that referenced this pull request Jul 2, 2024
vmaksimo added a commit to vmaksimo/SPIRV-LLVM-Translator that referenced this pull request Jul 3, 2024
vmaksimo added a commit to vmaksimo/SPIRV-LLVM-Translator that referenced this pull request Jul 3, 2024
vmaksimo added a commit to vmaksimo/SPIRV-LLVM-Translator that referenced this pull request Jul 3, 2024
vmaksimo added a commit to vmaksimo/SPIRV-LLVM-Translator that referenced this pull request Jul 3, 2024
vmaksimo added a commit to vmaksimo/SPIRV-LLVM-Translator that referenced this pull request Jul 3, 2024
vmaksimo added a commit to vmaksimo/SPIRV-LLVM-Translator that referenced this pull request Jul 3, 2024
MrSidims pushed a commit that referenced this pull request Jul 4, 2024
MrSidims pushed a commit that referenced this pull request Jul 4, 2024
MrSidims pushed a commit that referenced this pull request Jul 4, 2024
MrSidims pushed a commit that referenced this pull request Jul 4, 2024
MrSidims pushed a commit that referenced this pull request Jul 4, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants