Skip to content

Adicionando macros de sintese para FPGAs xilinx #8

Adicionando macros de sintese para FPGAs xilinx

Adicionando macros de sintese para FPGAs xilinx #8

Triggered via push November 28, 2024 12:15
Status Success
Total duration 15s
Artifacts

blue.yml

on: push
Check Python Formatting with Blue
5s
Check Python Formatting with Blue
Fit to window
Zoom out
Zoom in