Code

Add simulation#12

Code

Merged

rodrigomelo9 merged 7 commits intomainPyFPGA/containers:mainfrom add-simulationPyFPGA/containers:add-simulationCopy head branch name to clipboardJan 9, 2025

+92-1

Commits

Commits on Dec 11, 2024

• Add simulation, including GHDL and iVerilog

  rodrigomelo9

  committed
  3b07143

  Copy full SHA for 3b07143

• simulation: add verilator

  rodrigomelo9

  committed
  e56cfbe

  Copy full SHA for e56cfbe

• Add tests for simulation

  rodrigomelo9

  committed
  410a72f

  Copy full SHA for 410a72f

Commits on Jan 9, 2025

• simulation: add cocotb

  rodrigomelo9

  committed
  841b594

  Copy full SHA for 841b594

• Merge branch 'main' into add-simulation

  rodrigomelo9

  committed
  74ad543

  Copy full SHA for 74ad543

• ci: add to deploy simulation

  rodrigomelo9

  committed
  11afa33

  Copy full SHA for 11afa33

• Update README, add simulation

  Show description for 49409f3
  rodrigomelo9

  committed
  49409f3

  Copy full SHA for 49409f3