Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Added verilog macro to avoid errors on compilation #4

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Added verilog macro to avoid errors on compilation #4

wants to merge 1 commit into from

Conversation

aignacio
Copy link

@aignacio aignacio commented Sep 6, 2019

Verilator raises error once it cannot understand bit width in system verilog auto bit definition greater than 32 bits.

@rherveille
Copy link
Collaborator

Fixed differently

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@aignacio @rherveille