Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

RISC-V parser supporting all targeted extensions #342

Merged
merged 5 commits into from
Feb 17, 2024
Merged

RISC-V parser supporting all targeted extensions #342

merged 5 commits into from
Feb 17, 2024

Commits on Jan 29, 2024

  1. Initial parser work, almost all RV32I instructions

    @Geetis
    Geetis committed Jan 29, 2024
    Configuration menu
    Copy the full SHA
    164854e View commit details
    Browse the repository at this point in the history

Commits on Feb 16, 2024

  1. Instruction encoding for all targeted extensions

    @Geetis
    Geetis committed Feb 16, 2024
    Configuration menu
    Copy the full SHA
    5e6c3c6 View commit details
    Browse the repository at this point in the history

  2. Revert to MIPS arch for merge purposes

    @Geetis
    Geetis committed Feb 16, 2024
    Configuration menu
    Copy the full SHA
    21f8c06 View commit details
    Browse the repository at this point in the history

  3. Cargo fmt

    @Geetis
    Geetis committed Feb 16, 2024
    Configuration menu
    Copy the full SHA
    805e3e6 View commit details
    Browse the repository at this point in the history

  4. Merge branch 'swim-v2' of https://github.com/SWIM-ucf/SWIM into risc-… 

    …v-parser
    @Geetis
    Geetis committed Feb 16, 2024
    Configuration menu
    Copy the full SHA
    2452da2 View commit details
    Browse the repository at this point in the history