Skip to content

Commit

Permalink
Modify Makefile to match adjusted file name
Browse files Browse the repository at this point in the history
  • Loading branch information
Seyviour committed Sep 15, 2023
1 parent 1787508 commit 15b4b03
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion Makefile
Original file line number Diff line number Diff line change
@@ -1,5 +1,5 @@
sim: rtl/fp8_adder2.v tb/tb_fp8.v
iverilog -g 2012 rtl/fp8_adder2.v tb/tb_fp8.v -o temp.sim.out
iverilog -g 2012 rtl/fp8_adder.v tb/tb_fp8.v -o temp.sim.out
vvp temp.sim.out
python tb/analyse_result.py
rm temp.sim.out

0 comments on commit 15b4b03

Please sign in to comment.