Skip to content
View Sibakumarpanda's full-sized avatar
✍️
Ready to Learn,Unlearn and Relearn
✍️
Ready to Learn,Unlearn and Relearn

Block or report Sibakumarpanda

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Sibakumarpanda/README.md

Hi there , I'm Siba Kumar Panda 👋

  • 🔭 I’m currently working on VLSI Design & Verification domain
  • 🌱 I’m currently learning lots of stuff related to advanced verification
  • 👯 I’m looking to collaborate on research in VLSI computing , VLSI architecture ,VLSI verification
  • 🤔 Enjoy in coding with : Verilog , SV , UVM
  • 💬 Goal : Learn & contribute more to open source projects
  • 📫 How to reach me: Just drop me an email
  • 😄 Pronouns: He/Him
  • ⚡ Fun fact: Love to Learn , Unlearn & UnLearn

Popular repositories Loading

  1. Systemverilog_Coding_Practice_by_Siba Systemverilog_Coding_Practice_by_Siba Public

    Aim to explore the System Verilog concepts with Hands on , which could be used for verification

    SystemVerilog 2

  2. DFF_design_Verif_with_UVM DFF_design_Verif_with_UVM Public

    Verilog 1

  3. Verilog_Coding_Practice_by_Siba Verilog_Coding_Practice_by_Siba Public

    Focus on various hands on examples with neat explanation

    1

  4. UVM_Concepts UVM_Concepts Public

    Includes advance concepts of verification

    1

  5. Perl_Coding_Practice Perl_Coding_Practice Public

    Understanding PERL Scripting Language

    Perl 1

  6. Arbiter_design Arbiter_design Public

    Includes arbiter and Priority encoder

    Verilog 1