Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

4-BIT DSP-MVU: Allow very wide lanes requiring even a high-lane extension. #1203

Draft
wants to merge 8 commits into
base: dev
Choose a base branch
from
Draft

4-BIT DSP-MVU: Allow very wide lanes requiring even a high-lane extension. #1203

wants to merge 8 commits into from
+2,941 −194

Commits on Sep 19, 2024

  1. Introduce SIMD-dependent pipelining into the result reduction.

    @preusser
    preusser committed Sep 19, 2024
    Configuration menu
    Copy the full SHA
    ab830a5 View commit details
    Browse the repository at this point in the history

Commits on Sep 30, 2024

  1. 4-BIT DSP-MVU: Allow very wide lanes requiring even a high-lane exten… 

    …sion.
    @preusser
    preusser committed Sep 30, 2024
    Configuration menu
    Copy the full SHA
    a7f29e0 View commit details
    Browse the repository at this point in the history

Commits on Oct 15, 2024

  1. Adopt DSP58 support. Broaden testbench coverage. Work around Verilato… 

    …r limitations.
    @preusser
    preusser committed Oct 15, 2024
    Configuration menu
    Copy the full SHA
    4c3a93c View commit details
    Browse the repository at this point in the history

Commits on Oct 16, 2024

  1. Another attempt to please PyVerilator.

    @preusser
    preusser committed Oct 16, 2024
    Configuration menu
    Copy the full SHA
    e38606c View commit details
    Browse the repository at this point in the history

Commits on Oct 21, 2024

  1. Merge branch 'dev' into tpreusse.mvu4x4_pipeline

    @preusser
    preusser committed Oct 21, 2024
    Configuration menu
    Copy the full SHA
    4bf597b View commit details
    Browse the repository at this point in the history

Commits on Oct 23, 2024

  1. Fixing reset of arithmetically relevant pipeline register.

    @preusser
    preusser committed Oct 23, 2024
    Configuration menu
    Copy the full SHA
    49419c3 View commit details
    Browse the repository at this point in the history

  2. Merge branch 'dev' into tpreusse.mvu4x4_pipeline

    @preusser
    preusser committed Oct 23, 2024
    Configuration menu
    Copy the full SHA
    95deffa View commit details
    Browse the repository at this point in the history

Commits on Oct 24, 2024

  1. Merge branch 'tpreusse.mvu4x4_pipeline' into tpreusse.mvu_harden

    @preusser
    preusser committed Oct 24, 2024
    Configuration menu
    Copy the full SHA
    5ea1e1f View commit details
    Browse the repository at this point in the history