Skip to content

Pull requests: YosysHQ/yosys

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Sort

Pull requests list

Start Tcl design inspection methods
#4678 opened Oct 21, 2024 by povik Draft
yosys: fix pyosys initialization segfault
#4675 opened Oct 17, 2024 by widlarizer Loading…
Prepend Verilog globals to module AST
#4656 opened Oct 11, 2024 by jmi2k Loading…
Assume x values for missing signal data in FST
#4627 opened Oct 2, 2024 by RCoeurjoly Loading…
Allow whitespace in tee command paths
#4619 opened Sep 29, 2024 by malmeloo Loading…
opt_demorgan: skip zero width cells
#4612 opened Sep 24, 2024 by georgerennie Loading…
ABC full custom flow
#4592 opened Sep 10, 2024 by phsauter Draft
4 tasks
smt2: fix bitwuzla invocation
#4589 opened Sep 8, 2024 by mattyoung101 Loading…
Merge of function black boxing
#4588 opened Sep 8, 2024 by kendroe Loading…
fsmdata: fix ctrl_out insertion
#4577 opened Sep 3, 2024 by widlarizer Loading…
cxxrtl: use octal encoding of non-printables.
#4567 opened Aug 27, 2024 by kivikakk Loading…
Improve nested list assignments
#4555 opened Aug 19, 2024 by leviathanch Loading…
libs/fst: Update from upstream merge-soon Merge: PR will be merged at the end of the next work day unless concerns are raised
#4543 opened Aug 16, 2024 by KrystalDelusion Loading…
ProTip! no:milestone will show everything without a milestone.