-
Notifications
You must be signed in to change notification settings - Fork 5
Issues: chili-chips-ba/openCologne
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Math Stress Test
enhancement
New feature or request
help wanted
Extra attention is needed
#56
opened Feb 20, 2025 by
PythonLinks
Olimex board overheating
question
Further information is requested
#55
opened Feb 19, 2025 by
tarik-ibrahimovic
YOSYS synth_gatemate netlist not compatible with p_r
blocking
Critical. Blocking further progress
bug
Something isn't working
#54
opened Feb 14, 2025 by
tarik-ibrahimovic
LUTRAM stress test underutilization
question
Further information is requested
#52
opened Feb 14, 2025 by
tarik-ibrahimovic
PCB PMOD Request: Olimex connector to MikroBus (mbusIO)
Assembled
Boad is assembled
PCB request
#48
opened Dec 7, 2024 by
goran-mahovlic
IP Request: PCIE Gen2 EndPoint
Phase2
For ideas and proposals to consider in the next funding round.
#47
opened Dec 7, 2024 by
chili-chips-ba
PCB PMOD Request: Olimex connector to dual DVI-IN/DVI-OUT (ddvIO)
Assembled
Boad is assembled
PCB request
Phase2
For ideas and proposals to consider in the next funding round.
#46
opened Dec 5, 2024 by
goran-mahovlic
PCB PMOD Request: Olimex extension template
enhancement
New feature or request
PCB request
#45
opened Dec 2, 2024 by
goran-mahovlic
PCB PMOD Request: Olimex connector to dual PMOD (pdbIO)
PCB request
#44
opened Nov 29, 2024 by
goran-mahovlic
PCB PMOD Request: USB2.0 PHY (usbIO)
Assembled
Boad is assembled
PCB request
#43
opened Nov 3, 2024 by
chili-chips-ba
PCB PMOD Request: An array of Power Transistors (pwrIO)
Assembled
Boad is assembled
PCB request
#42
opened Nov 3, 2024 by
chili-chips-ba
PCB PMOD Request: Realtime clock with PWR switch (tmrIO)
Assembled
Boad is assembled
PCB request
#40
opened Nov 3, 2024 by
chili-chips-ba
Constraints-driven P_R?!
question
Further information is requested
#38
opened Sep 27, 2024 by
chili-chips-ba
L2T4 logic funcion gaps compared to standard LUT4?!
question
Further information is requested
#37
opened Sep 27, 2024 by
chili-chips-ba
Out of context / Virtual Pin Support
enhancement
New feature or request
#34
opened Sep 12, 2024 by
JulianKemmerer
WANTED: IOSERDES for GateMate
enhancement
New feature or request
#33
opened Sep 7, 2024 by
chili-chips-ba
No warning issued for unconstrained ports
enhancement
New feature or request
#31
opened Aug 20, 2024 by
tarik-ibrahimovic
Mismatch in post-PnR sim and chip operation
blocking
Critical. Blocking further progress
bug
Something isn't working
help wanted
Extra attention is needed
#30
opened Aug 18, 2024 by
tarik-ibrahimovic
Undefined behavior in synthesis depending on the bit width of variables
blocking
Critical. Blocking further progress
bug
Something isn't working
#25
opened Jul 22, 2024 by
tarik-ibrahimovic
PCB Feature Request: Plug-and-Play compatibility of ULX5M FPGA pinout to Olimex
PCB request
#12
opened Jun 9, 2024 by
chili-chips-ba
PCB PMOD Request: Low-noise 50MHz+ multi-channel OpAmp (anaIO)
PCB request
#5
opened Jun 8, 2024 by
chili-chips-ba
ProTip!
Mix and match filters to narrow down what you’re looking for.