This repository has been archived by the owner on Jun 3, 2024. It is now read-only.
Adds list of metadata for verification failures #738
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Each set of dut.v and gold.v in
tests/bsg/bsg_micro_designs_results
that did not pass verification is provided with a small metadata file detailing some select information regarding its reasons for failure.Matching Results dictates the section of verification dedicated to matching the ports together between the two instances, whereas Verification Results dictates the section that determines the logical equivalence of compare points.
If a Verification Results section is empty but there is still a provided file, that means that the failure was due to a mismatched set of ports and the design could not be verified. Fixing it at the matching level is likely to fix these issues.
A table of the different types of compare points is given here:
BBNet: multiply-driven net
BBox: black-box
BBPin: black-box pin
Block: hierarchical block
BlPin: hierarchical block pin
Cut: cut-point
DFF: non-constant DFF register
DFF0: constant 0 DFF register
DFF1: constant 1 DFF register
DFFX: constant X DFF register
DFF0X: constrained 0X DFF register
DFF1X: constrained 1X DFF register
LAT: non-constant latch register
LAT0: constant 0 latch register
LAT1: constant 1 latch register
LATX: constant X latch register
LAT0X: constrained 0X latch register
LAT1X: constrained 1X latch register
LATCG: clock-gating latch register
TLA: transparent latch register
TLA0X: transparent constrained 0X latch register
TLA1X: transparent constrained 1X latch register
Loop: cycle break point
Net: matchable net
Port: primary (top-level) port
Und: undriven signal cut-point
Unk: unknown signal cut-point