Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix BlackParrot synthesis in Synlig #5070

Draft
wants to merge 2 commits into
base: master
Choose a base branch
from
Draft
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension


Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions .github/workflows/sv-tests-ci.yml
Original file line number Diff line number Diff line change
Expand Up @@ -256,6 +256,8 @@ jobs:
name: tests_summary
path: |
./tests_summary/
./out/report_yosys-synlig/logs/SynligYosys/generated/black-parrot/
./out/report_yosys-synlig/out/logs/SynligYosys/generated/black-parrot/
- name: Find artifacts that are no longer needed
id: get-artifacts-to-delete
if: github.event_name == 'pull_request'
Expand Down
19 changes: 18 additions & 1 deletion tools/runners/SynligYosys.py
Original file line number Diff line number Diff line change
Expand Up @@ -53,8 +53,25 @@ def prepare_run_cb(self, tmp_dir, params):
for d in params["defines"]:
f.write(f" -D{d}")

mem_path = None
for fn in params["files"]:
f.write(f" {fn}")
# Remove unsynthesizable memory modules
if not fn.endswith("bsg_mem_1rw_sync_mask_write_bit_synth.v") \
and not fn.endswith("bsg_mem_1rw_sync_mask_write_bit.v"):
f.write(f" {fn}")
else:
mem_path = fn.split("/")

# Replace removed modules with synthesizable memory
if mem_path != None:
mem_path = mem_path[:-2]
str_mem_path = "/"

for p in mem_path:
str_mem_path = os.path.join(str_mem_path, p)
str_mem_path += "/hard/ultrascale_plus/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.v"

f.write(f" {str_mem_path}")

f.write("\n")

Expand Down