Popular repositories Loading

1. vsd_openlane_workshop vsd_openlane_workshop Public

   This workshop is based on how to RTL netlist into a tape-out. This workshop is organized by VLSI system design in collaboration with NASSCOM.

2. 5-stage-pipelined-MIPS32-processor 5-stage-pipelined-MIPS32-processor Public

   Verilog