Skip to content

Made a Fake Currency Detector using Verilog and implemented it on a Basys 3 FPGA Board

Notifications You must be signed in to change notification settings

daradaaryan/Fake-Currency-Detector

Repository files navigation

Fake-Currency-Detector

(ES 203: Digital Systems Project, Prof. Joycee Mekie, IITGN)

Members: Aaryan Darad, Vaibhavi Sharma, Darshi Doshi, Pratik Agarwal

Link to Project Files and codes
We have Implemented a Fake Currency Detector on a BASYS-3 FPGA Board using Verilog and UART
We Extracted security features of the note using Python, stored them in Block Memory RAM in binary form

About

Made a Fake Currency Detector using Verilog and implemented it on a Basys 3 FPGA Board

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published