Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Updated the spec #4

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
+5 −5
Open

Updated the spec #4

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
10 changes: 5 additions & 5 deletions syntax/dcpu.vim
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -23,8 +23,8 @@ syn case ignore
syn match dcpuIdentifier "[a-z_][a-z0-9_]*"

" valid label
syn match dcpuLabel "^:[A-Z_][A-Z0-9_]*"
syn match dcpuSubLabel "^:\.[A-Z_][A-Z0-9_]*"
syn match dcpuLabel "^:?[A-Z_][A-Z0-9_]:?*"
syn match dcpuSubLabel "^\.[A-Z_][A-Z0-9_]:*"
" me=e-1

" one character
Expand Down Expand Up @@ -52,11 +52,11 @@ syn match dcpuComment ";.*" contains=dcpuTodo
syn region dcpuComment start="/\*" end="\*/"

" registers
syn keyword dcpuRegister a b c x y z i j sp pc o pop peek push
syn keyword dcpuRegister a b c x y z i j sp pc ex pop peek push pick

" instruction opcodes
syn keyword dcpuOpcode set add sub mul div mod shl shr and bor xor ife ifn ifg ifb
syn keyword dcpuOpcode jsr
syn keyword dcpuOpcode set add sub mul mli div dvi mod and bor xor shr asr shl mvi ifb ifc ife ifn ifg ifa ifl ifu adx sux
syn keyword dcpuOpcode jsr int iag ias hwn hwq hwi

" directives
syn keyword dcpuDirective word
Expand Down