Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Mee #304

Open
wants to merge 155 commits into
base: master
Choose a base branch
from
Open

Mee #304

Changes from 1 commit
Commits
Show all changes
155 commits
Select commit Hold shift + click to select a range
b7b9dc0
Fix for bugs in lazy write handling
gvoskuilen Oct 26, 2020
2d73b61
Merge pull request #3 from gvoskuilen/dev
mkhairy Oct 26, 2020
950464e
change address type into ull
allencho1222 Nov 9, 2020
07f77e1
do not truncate 32 MSB bits of the memory address
allencho1222 Nov 9, 2020
132c2ce
added MSHR_HIT
JRPan Nov 15, 2020
85e36b9
Merge pull request #6 from JRPan/add_mshr
mkhairy Nov 22, 2020
29cce50
Merge pull request #4 from allencho1222/patch-1
tgrogers Jan 27, 2021
e6b0608
Merge pull request #5 from allencho1222/patch-2
tgrogers Jan 27, 2021
5ac0b60
Merge branch 'dev' of https://github.com/accel-sim/gpgpu-sim_distribu…
mkhairy Jan 28, 2021
f3a0077
bug fix was_writeback_sent
JRPan Feb 12, 2021
67f89ab
Merge pull request #7 from JRPan/fix-was_writeback_sent
mkhairy Feb 16, 2021
51d9925
fix hash funciton
JRPan Feb 15, 2021
2f96645
Merge pull request #9 from JRPan/fix-cache-hash
mkhairy Feb 19, 2021
b430b36
adding new RTX 3070 config
mkhairy Feb 25, 2021
deb5eb5
Merge branch 'dev' of https://github.com/accel-sim/gpgpu-sim_distribu…
mkhairy Feb 25, 2021
09f10eb
change the L1 cache policy to be on-miss based on recent ubench
mkhairy Mar 25, 2021
1ee03f0
change the L1 cache policy based on recent ubench
mkhairy Mar 25, 2021
5533464
parition CU allocation, add prints
barnes88 May 9, 2021
645a0ea
minor fixes
barnes88 May 9, 2021
46423a2
useful print statement
barnes88 May 9, 2021
b672880
validated collector unit partitioning based on scheduler
barnes88 May 9, 2021
fa76ab4
sub core model dispatches only to assigned exec pipelines
barnes88 May 10, 2021
c905726
minor fix accessing du
barnes88 May 10, 2021
a72b84e
fix find_ready reg_id
barnes88 May 10, 2021
6ad5bad
dont need du id
barnes88 May 10, 2021
9219236
remove prints
barnes88 May 10, 2021
52a890c
need at least 1 cu per sched for sub_core model, fix find_ready() reg_id
barnes88 May 11, 2021
2db9120
move reg_id calc to cu object init
barnes88 May 11, 2021
4825a1d
fix assert
barnes88 May 11, 2021
e2b410d
clean up redundant method args
barnes88 May 11, 2021
9c0156b
more cleanup
barnes88 May 11, 2021
28c3c94
cleanup find_ready
barnes88 May 11, 2021
28d0565
partition issue() in the shader execute stage
barnes88 May 11, 2021
08ad045
Merge branch 'sub_core_devel' of github.com:barnes88/gpgpu-sim_distri…
barnes88 May 11, 2021
ec55c68
minor fixes, pure virtual calls
barnes88 May 11, 2021
71455d8
add prints for ex issue validation
barnes88 May 12, 2021
640674b
issue function needed to be constrained
barnes88 May 12, 2021
9b6af84
fix print, move simd::issue() impl to .cc file
barnes88 May 12, 2021
6ae2391
fix prints / segfault
barnes88 May 12, 2021
a450d74
remove prints
barnes88 May 12, 2021
6a09900
rm unnecessary instr get
barnes88 May 12, 2021
5945d70
specialized unit should be partitioned too
barnes88 May 13, 2021
92c814a
run changes through clang-format
barnes88 May 13, 2021
db10197
rm old dirs in format-code.sh
barnes88 May 13, 2021
c526262
fix adaptive cache cfg option parsing data type
JRPan May 13, 2021
c51350d
Merge pull request #13 from JRPan/fix-config-parser
tgrogers May 13, 2021
f2a7d9c
fixing streaming cache based on recent ubench
mkhairy May 15, 2021
1347395
adding the missing xoring hashing
mkhairy May 15, 2021
6319e31
moving reg file read to read_operands function as before
mkhairy May 15, 2021
d89f9f7
Merge branch 'dev' of https://github.com/accel-sim/gpgpu-sim_distribu…
mkhairy May 17, 2021
c94b883
code refactoring cycle()
mkhairy May 17, 2021
7d9a12f
specialized unit get_ready() was missing subcore
barnes88 May 17, 2021
585dcf5
Merge pull request #12 from barnes88/sub_core_devel
mkhairy May 18, 2021
6121a88
Merge branch 'dev' of https://github.com/accel-sim/gpgpu-sim_distribu…
mkhairy May 18, 2021
0f30305
dirty counter added. NO increamenting yet
JRPan Feb 15, 2021
615f173
store ack for new waps
JRPan Feb 20, 2021
ad72041
sending cache block byte mask
JRPan Mar 2, 2021
bb19c0c
update mf breakdown at L2
JRPan Mar 2, 2021
e05fa4a
little bug fix - flush()
JRPan Mar 2, 2021
804ee90
sending byte mask for all policies
JRPan Mar 8, 2021
b3dab5e
set byte mask on fill
JRPan Mar 8, 2021
40077df
solve deadlock for non-sectored cache configs
JRPan Mar 8, 2021
64bf6fd
dirty counter not resetting after kernel finish
JRPan Mar 18, 2021
a374b33
remove MSHR_HIT from cache total access
JRPan Mar 26, 2021
f6fb56b
check sector readable only on reads
JRPan Apr 6, 2021
994fb19
reset dirty counter
JRPan May 4, 2021
7306930
remove runtime check of dirty counter
JRPan May 12, 2021
0601354
Add WT to lazy_fetch_on_read
JRPan May 18, 2021
f783351
new configs - adaptive cache and cache write ratio
JRPan May 17, 2021
a2b1b1c
adaptive cache - update
JRPan May 17, 2021
f70f5d6
re-wording/formatting
JRPan May 19, 2021
4a762a9
formatting again
JRPan May 19, 2021
4c354eb
minor improvements
JRPan May 19, 2021
f27da22
Use cache config multipilier when possible
JRPan May 19, 2021
0e4f12a
Merge pull request #14 from JRPan/spring-2021-all
mkhairy May 19, 2021
1875132
Merge branch 'dev' into adaptive-cache
JRPan May 19, 2021
2b2b6a2
Merge pull request #15 from JRPan/adaptive-cache
mkhairy May 19, 2021
14f22bc
add checking on spec unit in subcore
mkhairy May 19, 2021
3363536
Merge branch 'dev' of https://github.com/accel-sim/gpgpu-sim_distribu…
mkhairy May 19, 2021
604baaf
fixing the failing of merging
mkhairy May 19, 2021
a2ba2f5
updating config files with right adaptive cache parameters
mkhairy May 19, 2021
b63d19a
updating config files
mkhairy May 19, 2021
e3d186b
chaning @sets to 4 based on recent ubenchs
mkhairy May 19, 2021
24ffab2
moving shmem option to the base class and change the code to accept t…
mkhairy May 20, 2021
fedcde3
moving the unified size from the base class config to l1 config
mkhairy May 20, 2021
8aee56d
rename set_dirty_byte_mask
mkhairy May 20, 2021
b466afe
eliminate redundant code in gpu-cache.h
mkhairy May 20, 2021
7fac247
change L1 cache config in Volta+ to be write-through and write-alloca…
mkhairy May 20, 2021
0d33266
oops delete this config, it should not be pushed
mkhairy May 20, 2021
2aef4e3
Merge pull request #16 from mkhairy/dev
mkhairy May 20, 2021
c8eca04
fix merge conflict
JRPan May 17, 2021
f665ad5
L2 breakdown - reuse mf allocator
JRPan May 21, 2021
b814c52
cast to float - dirty line percentage
JRPan May 21, 2021
ce4f20f
Merge pull request #17 from JRPan/rewrite-l2-breakdown
mkhairy May 21, 2021
3b75d8f
Update version
mkhairy May 22, 2021
7e48560
Update CHANGES
mkhairy May 22, 2021
b6409b4
Update README.md
mkhairy May 22, 2021
6c9e13d
format code
mkhairy May 23, 2021
778962e
updating the configs based on the tuner output
mkhairy May 26, 2021
3eea014
changing kernel latency
mkhairy May 26, 2021
6ad461a
fixing configs
mkhairy May 27, 2021
110aeb1
rewrite shmem_option parsing
JRPan May 31, 2021
04462cb
update readable
JRPan Jun 3, 2021
e9d781a
minor improvements
JRPan Jun 3, 2021
0f088dc
correct dirty counter
JRPan Jun 16, 2021
3cf24b8
WT in lazy fetch on read
JRPan Jun 23, 2021
b1befa8
Adding restricted round robin scheduler
JRPan Aug 16, 2021
b658147
better oc selecting when sub core enabled
JRPan Aug 16, 2021
a8256e5
Update volta to use lrr scheduler
JRPan Aug 23, 2021
84c4f46
Ampere and Turing also lrr scheduler
JRPan Aug 23, 2021
4a4fc87
Merge pull request #5 from accel-sim/dev
VijayKandiah Oct 17, 2021
84c6cf4
AccelWattch dev Integration
VijayKandiah Oct 17, 2021
da0aef2
Merge pull request #236 from accel-sim/dev
aamodt Oct 18, 2021
6b244a5
Merge pull request #237 from VijayKandiah/dev
aamodt Oct 18, 2021
f9b39ee
mee sub partition v0.1
FarmerJooe Aug 9, 2024
5f559b1
mee v0.2
FarmerJooe Aug 17, 2024
0e16e85
mee v0.3
FarmerJooe Aug 17, 2024
fe66d67
mee v0.3
FarmerJooe Aug 20, 2024
845a4c2
mee v0.4
FarmerJooe Aug 20, 2024
7799163
mee v0.4
FarmerJooe Aug 20, 2024
2161822
mee v1.0
FarmerJooe Aug 21, 2024
a475d07
mee v1.0
FarmerJooe Aug 21, 2024
9016f50
mee v1.0
FarmerJooe Aug 22, 2024
77fa0ec
mee v1.0.1
FarmerJooe Aug 24, 2024
3a3b2d2
mee v1.1
FarmerJooe Aug 24, 2024
6069f36
mee v1.1.1
FarmerJooe Aug 24, 2024
12fcca7
mee v1.1.2
FarmerJooe Aug 24, 2024
a89f06c
mee v1.1.2
FarmerJooe Aug 25, 2024
ac6c328
mee v1.2
FarmerJooe Aug 25, 2024
f918f1c
mee v1.2
FarmerJooe Aug 27, 2024
1c7c4bb
mee v1.2.1
FarmerJooe Aug 29, 2024
d0d0be4
mee v1.2.2
FarmerJooe Aug 30, 2024
d241f04
mee v1.2.2
FarmerJooe Aug 30, 2024
ba10d4b
mee v1.2.5
FarmerJooe Aug 31, 2024
662e4a7
mee v1.2.5
FarmerJooe Aug 31, 2024
7a2dc01
mee v1.2.6
FarmerJooe Sep 3, 2024
1c168bb
mee v1.2.6 fix:fill deadlock
FarmerJooe Sep 4, 2024
fb3eed9
mee v1.2.7
FarmerJooe Sep 4, 2024
d8b8007
mee v1.2.8
FarmerJooe Sep 5, 2024
a2051f9
mee v1.2.9
FarmerJooe Sep 10, 2024
4c281e2
mee v1.2.9
FarmerJooe Sep 10, 2024
5f78321
mee v1.2.9
FarmerJooe Sep 12, 2024
5a05cac
mee v1.2.9
FarmerJooe Sep 14, 2024
96eedb0
mee v1.2.9
FarmerJooe Sep 14, 2024
6ce08bf
mee v1.3.0
FarmerJooe Sep 29, 2024
6f5f2ef
mee v1.3.0
FarmerJooe Sep 29, 2024
a6f9953
mee v1.3.1
FarmerJooe Oct 6, 2024
0241f19
mee v1.3.2
FarmerJooe Oct 7, 2024
4353173
mee v1.3.3
FarmerJooe Oct 8, 2024
5a65d18
mee v1.3.3
FarmerJooe Oct 8, 2024
7604529
mee v1.3.3
FarmerJooe Oct 8, 2024
5e01b12
mee v1.3.4
FarmerJooe Oct 24, 2024
5425350
mee v1.3.9
FarmerJooe Nov 1, 2024
338da15
mee v1.3.9.1
FarmerJooe Nov 23, 2024
2fb389f
mee v1.4.0
FarmerJooe Dec 26, 2024
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
Next Next commit
mee v1.2.9
  • Loading branch information
FarmerJooe committed Sep 10, 2024
commit 4c281e21b0c3f670229dab0a7dbfa84467ff0561
2 changes: 1 addition & 1 deletion src/gpgpu-sim/mee.cc
Original file line number Diff line number Diff line change
@@ -38,7 +38,7 @@ int decode(int addr) {
}
void mee::print_addr(char s[], mem_fetch *mf) {
if (m_unit->get_mpid() == 0) {
printf("%saddr: %x\twr: %d\tdata_type: %d\tsp_id: %d\tsp_addr: %x\taccess type:%d\tmf_id: %d\tcycle: %d\n", s, mf->get_addr(),mf->is_write(), mf->get_data_type(), mf->get_sub_partition_id(), mf->get_partition_addr(), mf->get_access_type(), mf->get_id(), m_gpu->gpu_sim_cycle + m_gpu->gpu_tot_sim_cycle); // print_tag();
// printf("%saddr: %x\twr: %d\tdata_type: %d\tsp_id: %d\tsp_addr: %x\taccess type:%d\tmf_id: %d\tcycle: %d\n", s, mf->get_addr(),mf->is_write(), mf->get_data_type(), mf->get_sub_partition_id(), mf->get_partition_addr(), mf->get_access_type(), mf->get_id(), m_gpu->gpu_sim_cycle + m_gpu->gpu_tot_sim_cycle); // print_tag();
}
}