Skip to content
View guoruixing1's full-sized avatar

Block or report guoruixing1

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. - - Public

    code,code,code.

  2. AMBA_AXI3 AMBA_AXI3 Public

    Forked from yvnr4you/AMBA_AXI3

    System Verilog and Emulation. Written all the five channels.

    SystemVerilog

  3. AMBA_APB_SRAM AMBA_APB_SRAM Public

    Forked from courageheart/AMBA_APB_SRAM

    AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM and can be used as standalone Verification IP (VIP).

    SystemVerilog

  4. ARM_AMBA_Design ARM_AMBA_Design Public

    Forked from lucky-wfw/ARM_AMBA_Design

    Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.

    Verilog

  5. AXI_spec_chinese AXI_spec_chinese Public

    Forked from lizhirui/AXI_spec_chinese

    AXI协议规范中文翻译版

  6. learnsystemc learnsystemc Public

    Forked from learnwithexamples/learnsystemc

    Learn systemC with examples

    C++