Skip to content

Issues: hdl-modules/hdl-modules

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

7 Open 7 Closed
7 Open 7 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Use periodic_pulse in DMA core to save resources Feature request Non-breaking change
#144 opened Jan 15, 2025 by LukasVik
Add 'div_round_negative' simulation function Feature request
#142 opened Jan 13, 2025 by LukasVik
Consider renaming 'simple_ring_buffer_manager' entity Breaking change Feature request
#134 opened Jan 9, 2025 by LukasVik
Search engine optimize the website Documentation Feature request Non-breaking change
#130 opened Jan 2, 2025 by LukasVik
Use 'set_bus_skew' in two-phase CDC constraint Bug Non-breaking change
#99 opened Sep 14, 2024 by LukasVik
Make everything except VHDL-2008 compile with quartus Feature request Non-breaking change
#98 opened Sep 14, 2024 by LukasVik
Investigate if possible to save LUTs in asynchronous FIFO by not converting read pointer Breaking change Feature request
#94 opened Sep 13, 2024 by LukasVik
1
ProTip! Add no:assignee to see everything that’s not assigned.