Canny-FPGA-Pipe is a VHDL implementation of the Canny edge detector. It has a pipelined architecture and is designed for a resolution of 640x480 pixels.
-
Notifications
You must be signed in to change notification settings - Fork 0
Canny-FPGA-Pipe: a pipelined Canny edge detector implementation for FPGAs
License
kornerc/Canny-FPGA-Pipe
About
Canny-FPGA-Pipe: a pipelined Canny edge detector implementation for FPGAs
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published