Skip to content
Build Firmware

fix set_vclk_phase #57

Sign in to view logs

fix set_vclk_phase

fix set_vclk_phase #57

Triggered via push April 24, 2024 09:58
@ligenxxxxligenxxxx
pushed afaed76
configurable_clock_phase
Status Success
Total duration 1m 15s
Artifacts 2

build_and_release.yml

on: push
build
1m 7s
build
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
HDZERO_GOGGLE-75-191-9.3.0-afaed76.bin Expired
5.48 MB
HDZGOGGLE Expired
492 KB