Skip to content
github pages

Fix for cell net names with indexes be in proper Verilog format (#97) #66

Sign in to view logs

Fix for cell net names with indexes be in proper Verilog format (#97)

Fix for cell net names with indexes be in proper Verilog format (#97) #66

Run time

Learn about OS pricing on GitHub Actions
Job Run time
deploy
2m 12s
2m 12s