Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Make sure net is valid before setting it as wire LUT output #1719

Open
wants to merge 19 commits into
base: master
Choose a base branch
from
Open
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
7 changes: 7 additions & 0 deletions openfpga/src/utils/physical_pb_utils.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -316,6 +316,13 @@ static void mark_physical_pb_wired_lut_outputs(
device_annotation.physical_pb_graph_pin(pb_graph_pin);
VTR_ASSERT(nullptr != physical_pb_graph_pin);

// Skip if the output net is invalid
AtomNetId output_net =
phy_pb.pb_graph_pin_atom_net(primitive_pb, pb_graph_pin);
if (AtomNetId::INVALID() == output_net) {
continue;
}

/* Print debug info */
VTR_LOGV(verbose, "Mark physical pb_graph pin '%s' as wire LUT output\n",
physical_pb_graph_pin->to_string().c_str());
Expand Down
Loading