Skip to content

[dd, prim_reg_cdc] simplifying condition to help with CCOV #5192

[dd, prim_reg_cdc] simplifying condition to help with CCOV

[dd, prim_reg_cdc] simplifying condition to help with CCOV #5192

Triggered via pull request January 29, 2025 17:23
Status Failure
Total duration 2h 21m 40s
Artifacts 31

ci.yml

on: pull_request
Earl Grey for CW310  /  Build bitstream
1h 10m
Earl Grey for CW310 / Build bitstream
Earl Grey for CW340  /  Build bitstream
1h 25m
Earl Grey for CW340 / Build bitstream
Earl Grey for CW310 Hyperdebug  /  Build bitstream
1h 18m
Earl Grey for CW310 Hyperdebug / Build bitstream
Lint (slow)
12m 21s
Lint (slow)
Build documentation
5m 9s
Build documentation
Airgapped build
8m 20s
Airgapped build
Verible lint
1m 57s
Verible lint
Run OTBN smoke Test
2m 49s
Run OTBN smoke Test
Run OTBN crypto tests
2m 55s
Run OTBN crypto tests
Verilated English Breakfast
7m 54s
Verilated English Breakfast
Verilated Earl Grey
1h 20m
Verilated Earl Grey
CW305's Bitstream
23m 13s
CW305's Bitstream
Build Docker Containers
2m 35s
Build Docker Containers
Build and test software
13m 30s
Build and test software
CW310 Test ROM Tests  /  FPGA test
4m 0s
CW310 Test ROM Tests / FPGA test
CW310 ROM Tests  /  FPGA test
38m 18s
CW310 ROM Tests / FPGA test
CW340 Test ROM Tests  /  FPGA test
2m 57s
CW340 Test ROM Tests / FPGA test
CW340 ROM Tests  /  FPGA test
41s
CW340 ROM Tests / FPGA test
CW340 ROM_EXT Tests  /  FPGA test
5m 37s
CW340 ROM_EXT Tests / FPGA test
CW340 SiVal Tests  /  FPGA test
16m 22s
CW340 SiVal Tests / FPGA test
CW340 SiVal ROM_EXT Tests  /  FPGA test
4m 49s
CW340 SiVal ROM_EXT Tests / FPGA test
CW340 Manufacturing Tests  /  FPGA test
38m 57s
CW340 Manufacturing Tests / FPGA test
Hyper310 ROM_EXT Tests  /  FPGA test
12m 59s
Hyper310 ROM_EXT Tests / FPGA test
CW310 SiVal Tests  /  FPGA test
2m 11s
CW310 SiVal Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
34m 44s
CW310 SiVal ROM_EXT Tests / FPGA test
CW310 Manufacturing Tests  /  FPGA test
30m 30s
CW310 Manufacturing Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
Verify FPGA jobs
26s
Verify FPGA jobs
Fit to window
Zoom out
Zoom in

Annotations

10 errors
Verilated English Breakfast
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Some target names have banned characters.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Build and test software
Process completed with exit code 1.
CW310 SiVal Tests / FPGA test
Process completed with exit code 1.

Artifacts

Produced during runtime
Name Size
chip_englishbreakfast_cw305
1.4 MB
execute_manuf_fpga_tests_cw310-targets
623 Bytes
execute_manuf_fpga_tests_cw310-test-results
57.4 KB
execute_manuf_fpga_tests_cw340-targets
594 Bytes
execute_manuf_fpga_tests_cw340-test-results
53.2 KB
execute_rom_ext_fpga_tests_cw310-targets
598 Bytes
execute_rom_ext_fpga_tests_cw310-test-results
30.1 KB
execute_rom_ext_fpga_tests_cw340-targets
427 Bytes
execute_rom_ext_fpga_tests_cw340-test-results
6.65 KB
execute_rom_fpga_tests_cw310-targets
1.73 KB
execute_rom_fpga_tests_cw310-test-results
46 KB
execute_rom_fpga_tests_cw340-targets
162 Bytes
execute_rom_fpga_tests_cw340-test-results
201 Bytes
execute_sival_fpga_tests_cw310-targets
784 Bytes
execute_sival_fpga_tests_cw310-test-results
201 Bytes
execute_sival_fpga_tests_cw340-targets
502 Bytes
execute_sival_fpga_tests_cw340-test-results
39.7 KB
execute_sival_rom_ext_fpga_tests_cw310-targets
2.27 KB
execute_sival_rom_ext_fpga_tests_cw310-test-results
184 KB
execute_sival_rom_ext_fpga_tests_cw340-targets
449 Bytes
execute_sival_rom_ext_fpga_tests_cw340-test-results
19.6 KB
execute_test_rom_fpga_tests_cw310-targets
326 Bytes
execute_test_rom_fpga_tests_cw310-test-results
3.25 KB
execute_test_rom_fpga_tests_cw340-targets
258 Bytes
execute_test_rom_fpga_tests_cw340-test-results
43.9 KB
partial-build-bin-chip_earlgrey_cw310
5.99 MB
partial-build-bin-chip_earlgrey_cw310_hyperdebug
6.07 MB
partial-build-bin-chip_earlgrey_cw340
9.73 MB
sw_build_test-test-results
72.7 KB
verilated_englishbreakfast
7.02 MB
verilator_earlgrey-test-results
9.26 KB