Skip to content

[rom_ext, ownership] Fix the flash region configuration #5492

[rom_ext, ownership] Fix the flash region configuration

[rom_ext, ownership] Fix the flash region configuration #5492

Triggered via pull request February 3, 2025 22:54
Status Success
Total duration 4h 54m 32s
Artifacts 33

ci.yml

on: pull_request
Earl Grey for CW310  /  Build bitstream
1m 59s
Earl Grey for CW310 / Build bitstream
Earl Grey for CW310 Hyperdebug  /  Build bitstream
2m 19s
Earl Grey for CW310 Hyperdebug / Build bitstream
Earl Grey for CW340  /  Build bitstream
1m 56s
Earl Grey for CW340 / Build bitstream
Lint (slow)
11m 49s
Lint (slow)
Build documentation
4m 44s
Build documentation
Airgapped build
13m 59s
Airgapped build
Verible lint
1m 7s
Verible lint
Run OTBN smoke Test
2m 28s
Run OTBN smoke Test
Run OTBN crypto tests
20m 6s
Run OTBN crypto tests
Verilated English Breakfast
8m 50s
Verilated English Breakfast
Verilated Earl Grey
1h 24m
Verilated Earl Grey
CW305's Bitstream
21m 33s
CW305's Bitstream
Build Docker Containers
2m 40s
Build Docker Containers
Build and test software
16m 3s
Build and test software
CW310 Test ROM Tests  /  FPGA test
6m 16s
CW310 Test ROM Tests / FPGA test
CW310 ROM Tests  /  FPGA test
32m 9s
CW310 ROM Tests / FPGA test
CW310 ROM_EXT Tests  /  FPGA test
5m 0s
CW310 ROM_EXT Tests / FPGA test
CW310 SiVal Tests  /  FPGA test
30m 8s
CW310 SiVal Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
30m 7s
CW310 SiVal ROM_EXT Tests / FPGA test
CW310 Manufacturing Tests  /  FPGA test
27m 43s
CW310 Manufacturing Tests / FPGA test
Hyper310 ROM_EXT Tests  /  FPGA test
14m 12s
Hyper310 ROM_EXT Tests / FPGA test
CW340 Test ROM Tests  /  FPGA test
1m 0s
CW340 Test ROM Tests / FPGA test
CW340 ROM Tests  /  FPGA test
55s
CW340 ROM Tests / FPGA test
CW340 ROM_EXT Tests  /  FPGA test
55s
CW340 ROM_EXT Tests / FPGA test
CW340 SiVal Tests  /  FPGA test
5m 31s
CW340 SiVal Tests / FPGA test
CW340 SiVal ROM_EXT Tests  /  FPGA test
58s
CW340 SiVal ROM_EXT Tests / FPGA test
CW340 Manufacturing Tests  /  FPGA test
38m 21s
CW340 Manufacturing Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
Verify FPGA jobs
22s
Verify FPGA jobs
Fit to window
Zoom out
Zoom in

Annotations

2 errors
Lint (slow)
Process completed with exit code 1.
Build and test software
Process completed with exit code 127.

Artifacts

Produced during runtime
Name Size
chip_englishbreakfast_cw305
1.34 MB
execute_fpga_rom_ext_tests_hyper310-targets
641 Bytes
execute_fpga_rom_ext_tests_hyper310-test-results
54.8 KB
execute_manuf_fpga_tests_cw310-targets
648 Bytes
execute_manuf_fpga_tests_cw310-test-results
71.2 KB
execute_manuf_fpga_tests_cw340-targets
579 Bytes
execute_manuf_fpga_tests_cw340-test-results
51.4 KB
execute_rom_ext_fpga_tests_cw310-targets
325 Bytes
execute_rom_ext_fpga_tests_cw310-test-results
2.58 KB
execute_rom_ext_fpga_tests_cw340-targets
162 Bytes
execute_rom_ext_fpga_tests_cw340-test-results
201 Bytes
execute_rom_fpga_tests_cw310-targets
1.81 KB
execute_rom_fpga_tests_cw310-test-results
45.2 KB
execute_rom_fpga_tests_cw340-targets
162 Bytes
execute_rom_fpga_tests_cw340-test-results
201 Bytes
execute_sival_fpga_tests_cw310-targets
956 Bytes
execute_sival_fpga_tests_cw310-test-results
71.7 KB
execute_sival_fpga_tests_cw340-targets
274 Bytes
execute_sival_fpga_tests_cw340-test-results
3.02 KB
execute_sival_rom_ext_fpga_tests_cw310-targets
2.44 KB
execute_sival_rom_ext_fpga_tests_cw310-test-results
184 KB
execute_sival_rom_ext_fpga_tests_cw340-targets
162 Bytes
execute_sival_rom_ext_fpga_tests_cw340-test-results
201 Bytes
execute_test_rom_fpga_tests_cw310-targets
372 Bytes
execute_test_rom_fpga_tests_cw310-test-results
52.6 KB
execute_test_rom_fpga_tests_cw340-targets
162 Bytes
execute_test_rom_fpga_tests_cw340-test-results
201 Bytes
partial-build-bin-chip_earlgrey_cw310
6.04 MB
partial-build-bin-chip_earlgrey_cw310_hyperdebug
5.98 MB
partial-build-bin-chip_earlgrey_cw340
9.99 MB
sw_build_test-test-results
61.8 KB
verilated_englishbreakfast
6.38 MB
verilator_earlgrey-test-results
8.92 KB