Skip to content
This repository has been archived by the owner on Dec 1, 2022. It is now read-only.

Commit

Permalink
CEP Release v2.2
Browse files Browse the repository at this point in the history
  • Loading branch information
Fiscarelli committed Feb 25, 2020
1 parent 61e6726 commit e04524d
Show file tree
Hide file tree
Showing 511 changed files with 27,638 additions and 18,798 deletions.
77 changes: 77 additions & 0 deletions .gitignore
Original file line number Diff line number Diff line change
@@ -0,0 +1,77 @@
*.log
*.jou
.cxl*

hdl_cores/freedom/nvidia-dla-blocks
hdl_cores/freedom/nvidia-dla-blocks/hw
hdl_cores/freedom/sifive-blocks
hdl_cores/freedom/rocket-chip
hdl_cores/freedom/rocket-chip/chisel3
hdl_cores/freedom/rocket-chip/firrtl
hdl_cores/freedom/rocket-chip/hardfloat
hdl_cores/freedom/rocket-chip/torture
hdl_cores/freedom/rocket-chip/riscv-tools
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-fesvr
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-isa-sim
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-opcodes
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-openocd
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-openocd/jimtcl
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-pk
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-tests
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-tests/env
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-gnu-toolchain
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-gnu-toolchain/riscv-binutils-gdb
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-gnu-toolchain/riscv-dejagnu
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-gnu-toolchain/riscv-gcc
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-gnu-toolchain/riscv-glibc
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-gnu-toolchain/riscv-newlib
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-gnu-toolchain/riscv-qemu
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-gnu-toolchain/riscv-qemu/dtc
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-gnu-toolchain/riscv-qemu/roms/SLOF
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-gnu-toolchain/riscv-qemu/roms/ipxe
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-gnu-toolchain/riscv-qemu/roms/openbios
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-gnu-toolchain/riscv-qemu/roms/openhackware
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-gnu-toolchain/riscv-qemu/roms/qemu-palcode
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-gnu-toolchain/riscv-qemu/roms/seabios
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-gnu-toolchain/riscv-qemu/roms/sgabios
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-gnu-toolchain/riscv-qemu/roms/u-boot
hdl_cores/freedom/rocket-chip/riscv-tools/riscv-gnu-toolchain/riscv-qemu/roms/vgabios
software/freedom-u-sdk
software/freedom-u-sdk/buildroot
software/freedom-u-sdk/linux
software/freedom-u-sdk/riscv-fesvr
software/freedom-u-sdk/riscv-gnu-toolchain
software/freedom-u-sdk/riscv-gnu-toolchain/riscv-binutils-gdb
software/freedom-u-sdk/riscv-gnu-toolchain/riscv-dejagnu
software/freedom-u-sdk/riscv-gnu-toolchain/riscv-gcc
software/freedom-u-sdk/riscv-gnu-toolchain/riscv-glibc
software/freedom-u-sdk/riscv-gnu-toolchain/riscv-newlib
software/freedom-u-sdk/riscv-gnu-toolchain/riscv-qemu
software/freedom-u-sdk/riscv-gnu-toolchain/riscv-qemu/dtc
software/freedom-u-sdk/riscv-gnu-toolchain/riscv-qemu/roms/SLOF
software/freedom-u-sdk/riscv-gnu-toolchain/riscv-qemu/roms/ipxe
software/freedom-u-sdk/riscv-gnu-toolchain/riscv-qemu/roms/openbios
software/freedom-u-sdk/riscv-gnu-toolchain/riscv-qemu/roms/openhackware
software/freedom-u-sdk/riscv-gnu-toolchain/riscv-qemu/roms/qemu-palcode
software/freedom-u-sdk/riscv-gnu-toolchain/riscv-qemu/roms/seabios
software/freedom-u-sdk/riscv-gnu-toolchain/riscv-qemu/roms/sgabios
software/freedom-u-sdk/riscv-gnu-toolchain/riscv-qemu/roms/u-boot
software/freedom-u-sdk/riscv-gnu-toolchain/riscv-qemu/roms/vgabios
software/freedom-u-sdk/riscv-isa-sim
software/freedom-u-sdk/riscv-pk
software/freedom-u-sdk/riscv-qemu
software/freedom-u-sdk/riscv-qemu/capstone
software/freedom-u-sdk/riscv-qemu/ui/keycodemapdb
software/freedom-u-sdk/riscv-qemu/roms/QemuMacDrivers
software/freedom-u-sdk/riscv-qemu/roms/SLOF
software/freedom-u-sdk/riscv-qemu/roms/ipxe
software/freedom-u-sdk/riscv-qemu/roms/openbios
software/freedom-u-sdk/riscv-qemu/roms/openhackware
software/freedom-u-sdk/riscv-qemu/roms/qemu-palcode
software/freedom-u-sdk/riscv-qemu/roms/seabios
software/freedom-u-sdk/riscv-qemu/roms/seabios-hppa
software/freedom-u-sdk/riscv-qemu/roms/sgabios
software/freedom-u-sdk/riscv-qemu/roms/skiboot
software/freedom-u-sdk/riscv-qemu/roms/u-boot
software/freedom-u-sdk/riscv-qemu/roms/u-boot-sam460ex
software/freedom-u-sdk/riscv-qemu/roms/vgabios
Empty file modified CEP_SecEvalTargets.pdf
100755 → 100644
Empty file.
2 changes: 1 addition & 1 deletion LICENSE
100755 → 100644
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
Copyright (C) 2019 Massachusetts Institute of Technology
Copyright (C) 2020 Massachusetts Institute of Technology

Permission is hereby granted, free of charge, to any person obtaining
a copy of this software and associated documentation files (the
Expand Down
218 changes: 127 additions & 91 deletions README.md
100755 → 100644

Large diffs are not rendered by default.

Empty file modified cep_logo.jpg
100755 → 100644
Loading
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
Empty file modified cep_logo.txt
100755 → 100644
Empty file.
21 changes: 21 additions & 0 deletions cosim/.gitignore
Original file line number Diff line number Diff line change
@@ -0,0 +1,21 @@
.Xil/
xil_lib/
.cxl.ip/
.cxl*
*.log*
*.jou
*.elf
*.bin
**/*.o
**/*.obj
**/*.hex
**/*.a
**/*.KEY
**/status
modelsim.ini*
**/c_dispatch
**/testHistory.txt
vsim.do
**/transcript
**/*.wlf
**/*.dump
61 changes: 61 additions & 0 deletions cosim/Makefile
Original file line number Diff line number Diff line change
@@ -0,0 +1,61 @@
#//************************************************************************
#// Copyright (C) 2020 Massachusetts Institute of Technology
#//
#// File Name: Makefile
#// Program: Common Evaluation Platform (CEP)
#// Description:
#// Notes:
#//
#//************************************************************************

all: runAll

# Always in regression mode
override REGRESS = 1
override NOWAVE = 1
override BOARD_SIM = 1
override COVERAGE = 1
UPDATE_INFO = 1
#
#
COSIM_NAME = $(shell basename `pwd`)
#
DUT_TOP_DIR = $(shell cd ..; pwd | ./${COSIM_NAME}/bin/strip_net.pl )
BLD_DIR = $(shell cd ./bfmTests; pwd | ../bin/strip_net.pl )
TEST_SUITE = $(shell basename ${BLD_DIR})
TOP_DIR = $(shell cd .; pwd | ./bin/strip_net.pl )
SIM_DIR = ${DUT_TOP_DIR}/${COSIM_NAME}

#
# Either run one at a time or batch the whole thing if supported (TBA)
#

TEST_GROUP = bfmTests \
bareMetalTests

runAll:
make cleanAll
make libsBuild
@for i in ${TEST_GROUP}; do \
rm -f $${i}/$${i}.log; \
(cd $${i}; make STAND_ALONE=0 runAll); \
done

summary: .force
@date > ${TOP_DIR}/regressionSummary
@for i in ${TEST_GROUP}; do \
(cd $${i}; make -s STAND_ALONE=0 summary | sort | tee -a ${TOP_DIR}/regressionSummary); \
done

# use "coverage open <file>.ucdb" under vsim to open and view
merge: .force
@for i in ${TEST_GROUP}; do \
(cd $${i}; make merge); \
done

#
# override anything here before calling the common file
#
include ./common.make


Loading

0 comments on commit e04524d

Please sign in to comment.