Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

DUCE conencted to FERY #43

Closed
rgalland opened this issue Mar 23, 2022 · 2 comments
Closed

DUCE conencted to FERY #43

rgalland opened this issue Mar 23, 2022 · 2 comments

Comments

@rgalland
Copy link
Collaborator

Hi @msinger, can you understand why FERY is not connected to FF18?
@msinger
Copy link
Owner

msinger commented Mar 23, 2022

Yes, I can. In Furrtek's schematics there is a connection, because it's hard to follow the wires here on the die shot. He just didn't see it correctly. Took me a long time too, to find this. I made two images in issue furrtek/DMG-CPU-Inside#62 already, that illustrate the problem.

@msinger
Copy link
Owner

msinger commented Mar 23, 2022

So, this means you can also remove the outgoing hierarchical label DUCE on the APU decode sheet, I think.

msinger added a commit that referenced this issue Sep 18, 2022
@msinger
More overlay fixes
2329639 
* Rename TOMA to SABE
* Fix wrong wiring described in #43
* Mark XECY and XUVA as spare
* Move labels on right side of CPU to "Labels" layer
* Add redish tint to VDD rails
* Recolor wires:
  RULO.q address -> control
  SUZE.q address -> control
  ROVE.q data -> control
  RELA.q data -> control
  ROCY.q data -> control
  REVO.q data -> control
  RYJE.q data -> control
  RUVY.q data -> control
  RYCU.q data -> control
  RYLU.q data -> control
  ROPY.q data -> control
  RUTE.q data -> control
  RONU.q data -> control
  RACO.q data -> control
  RAGU.q data -> control
  REFO.q data -> control
  RACU.q data -> control
  ROSU.q data -> control
  SOLE.q data -> control
  SEPY.q data -> control
  SOBY.q data -> control
  SORE.q data -> address
  SYRO.q data -> decode
  SOSE.q data -> decode
  SOGY.q data -> address
  SOTO.~q data -> control
  SAZO.q data -> control
  SALE.q data -> control
  SERE.q data -> control
  SOHY.q data -> control
  SUDO.q data -> control
  SOFY.q data -> control
  SEMA.q data -> control
  SOKY.q data -> control
  SEWO.q data -> control
  SYSY.q data -> control
  SUTU.q data -> control
  TUSO.q data -> control
  TAZY.q data -> control
  TYHO.q data -> control
  TEXO.q data -> control
  TEFA.q data -> decode
  TEVY.q data -> decode
  TOZA.q data -> control
  TYNU.q data -> decode
  TEGU.q data -> control
  TUCA.q data -> control
  TUJA.q data -> control
  TUMA.q data -> decode
  TYJY.q data -> control
  TOLE.q data -> control
  TAXY.q data -> control
  TODE.q data -> control
  TAVY.q data -> control
  TEFY.q data -> control
* Add address/yellow wire from TONA.q to SYKE.in1
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@msinger @rgalland