Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Updated synthesis.py for verilog front_end #494

Closed
wants to merge 5 commits into from
Closed

Updated synthesis.py for verilog front_end #494

wants to merge 5 commits into from

Commits on Oct 10, 2023

  1. Updated synthesis.py for verilog front_end

    @komalinayat
    komalinayat committed Oct 10, 2023
    Configuration menu
    Copy the full SHA
    731b50f View commit details
    Browse the repository at this point in the history

  2. Incremented patch version

    @komalinayat
    komalinayat committed Oct 10, 2023
    Configuration menu
    Copy the full SHA
    78fb19d View commit details
    Browse the repository at this point in the history

Commits on Oct 11, 2023

  1. QoR infrastucture is made flexible to migrate to verific if needed in… 

    … future
    @awaisabbas-rs
    awaisabbas-rs committed Oct 11, 2023
    Configuration menu
    Copy the full SHA
    e5d2655 View commit details
    Browse the repository at this point in the history

  2. Merge branch 'main' of github.com:RapidSilicon/yosys_verific_rs

    @awaisabbas-rs
    awaisabbas-rs committed Oct 11, 2023
    Configuration menu
    Copy the full SHA
    9bb1eb5 View commit details
    Browse the repository at this point in the history

  3. Resolved conflicts

    @awaisabbas-rs
    awaisabbas-rs committed Oct 11, 2023
    Configuration menu
    Copy the full SHA
    3a82ec1 View commit details
    Browse the repository at this point in the history