Skip to content

Commit

Permalink
Remove timeunit/timeprecision
Browse files Browse the repository at this point in the history
  • Loading branch information
zarubaf committed Jan 28, 2021
1 parent 7c5db41 commit e1b0640
Show file tree
Hide file tree
Showing 9 changed files with 3 additions and 22 deletions.
4 changes: 3 additions & 1 deletion CHANGELOG.md
Original file line number Diff line number Diff line change
Expand Up @@ -6,7 +6,9 @@ and this project adheres to [Semantic Versioning](http://semver.org/spec/v2.0.0.

## Unreleased
### Changed
- updated `common_verification` and `tech_cells_generic` dependency versions
- Remove `timeprecision/timeunit` arguments
- Update `common_verification` to `0.2.0`
- Update `tech_cells_generic` to `0.2.3`

## 1.20.1 - 2021-01-21
### Changed
Expand Down
2 changes: 0 additions & 2 deletions test/addr_decode_tb.sv
Original file line number Diff line number Diff line change
Expand Up @@ -12,8 +12,6 @@

// test bench for addr_decode module

timeunit 1ns/1ns;

module addr_decode_tb;
localparam int unsigned NoIndices = 2;
localparam int unsigned NoRules = 3;
Expand Down
2 changes: 0 additions & 2 deletions test/cdc_2phase_tb.sv
Original file line number Diff line number Diff line change
Expand Up @@ -11,8 +11,6 @@
//
// Fabian Schuiki <[email protected]>

timeunit 0.1ns/1ps;

module cdc_2phase_tb;

parameter int UNTIL = 100000;
Expand Down
2 changes: 0 additions & 2 deletions test/cdc_fifo_tb.sv
Original file line number Diff line number Diff line change
Expand Up @@ -11,8 +11,6 @@
//
// Fabian Schuiki <[email protected]>

timeunit 0.1ns/1ps;

module cdc_fifo_tb;

parameter bit INJECT_SRC_STALLS = 0;
Expand Down
6 changes: 0 additions & 6 deletions test/fifo_tb.sv
Original file line number Diff line number Diff line change
Expand Up @@ -24,9 +24,6 @@ module fifo_inst_tb #(
output logic done_o
);

timeunit 1ns;
timeprecision 10ps;

import rand_verif_pkg::rand_wait;

typedef logic [DATA_WIDTH-1:0] data_t;
Expand Down Expand Up @@ -168,9 +165,6 @@ module fifo_tb #(
parameter time TT = TCLK * 3/4
);

timeunit 1ns;
timeprecision 10ps;

logic clk,
rst_n;

Expand Down
2 changes: 0 additions & 2 deletions test/graycode_tb.sv
Original file line number Diff line number Diff line change
Expand Up @@ -11,8 +11,6 @@
//
// Fabian Schuiki <[email protected]>

timeunit 1ns/1ns;

module graycode_tb #(
parameter int N = 9
);
Expand Down
3 changes: 0 additions & 3 deletions test/id_queue_tb.sv
Original file line number Diff line number Diff line change
Expand Up @@ -20,9 +20,6 @@ module id_queue_tb #(
parameter type data_t = logic[3:0]
);

timeunit 1ns;
timeprecision 10ps;

localparam time TCLK = 10ns;
localparam time TA = TCLK * 1/4;
localparam time TT = TCLK * 3/4;
Expand Down
2 changes: 0 additions & 2 deletions test/popcount_tb.sv
Original file line number Diff line number Diff line change
Expand Up @@ -29,8 +29,6 @@ do begin \
end while (0)

module popcount_tb;
timeunit 1ns;
timeprecision 1ps;

//---------------- Signals connecting to MUT ----------------
logic [4:0] data_w5;
Expand Down
2 changes: 0 additions & 2 deletions test/stream_to_mem_tb.sv
Original file line number Diff line number Diff line change
Expand Up @@ -16,8 +16,6 @@ module stream_to_mem_tb #(
parameter int unsigned NumReq = 32'd10000,
parameter int unsigned BufDepth = 32'd1
);
timeunit 1ns;
timeprecision 10ps;

localparam time CyclTime = 10ns;
localparam time ApplTime = 2ns;
Expand Down

0 comments on commit e1b0640

Please sign in to comment.