v1.29.0
1.29.0 - 2023-04-14
Added
- Add
shift_reg_gated
: Shift register with ICG for arbitrary types.
Changed
- CI: Run testbenches in
test/
on internal gitlab mirror. fifo_tb
: Add test for DEPTH not power of two.
Fixed
clk_int_div
: Allow configuration while clock is disabled.mem_to_banks
: Cut possible timing loop for HideStrb feature.- Improved tool compatibility (Verilator, Questasim, Synopsys).