Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Require SBI SSE for RAS #28

Merged
merged 1 commit into from
Feb 3, 2025
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
5 changes: 5 additions & 0 deletions server_platform.bib
Original file line number Diff line number Diff line change
Expand Up @@ -36,6 +36,11 @@ @electronic{RVA23
url = {https://github.com/riscv/riscv-profiles/blob/main/rva23-profile.adoc},
year = {}
}
@electronic{SBI,
title = {RISC-V Supervisor Binary Interface Specification},
url = {https://github.com/riscv-non-isa/riscv-sbi-doc},
year = {}
}
@electronic{ServerSoC,
title = {RISC-V Server SoC Specification},
url = {https://github.com/riscv-non-isa/server-soc},
Expand Down
3 changes: 2 additions & 1 deletion server_platform_intro.adoc
Original file line number Diff line number Diff line change
Expand Up @@ -108,8 +108,9 @@ Most terminology has the standard RISC-V meaning. This table captures other term
| Hypervisor | Software entity that controls virtualization.
| ID | Identifier.
| OS | Operating System.
| SBI | RISC-V Supervisor Binary Interface Specification cite:[SBI].
| SoC | System on a chip, also referred as system-on-a-chip and
system-on-chip.
| UEFI | Unified Extensible Firmware Interface. cite:[UEFI]
| UEFI | Unified Extensible Firmware Interface cite:[UEFI].
| VM | Virtual Machine.
|===
1 change: 1 addition & 0 deletions server_platform_requirements.adoc
Original file line number Diff line number Diff line change
Expand Up @@ -137,6 +137,7 @@ PCIe devices or be compliant to rules for SoC-integrated PCIe devices (cite:[Ser
| `FIRM_010` | The RISC-V SoC MUST comply with the BRS-I recipe described in the Boot and Runtime Service specification cite:[BRS].
2+| _The Boot and Runtime Services specification is still under construction. This specification should
be updated once the specification versioning info is finalized._
| `FIRM_012` | If RAS is supported, the firmware MUST implement the SBI Supervisor Software Events (SSE) extension.
| `FIRM_020` | MUST include configuration infrastructure, supporting relevant HII protocols (cite:[UEFI] Section 2.6.2)
| `FIRM_030` | SHOULD include the ability to boot from disk (block) device, supporting relevant protocols (cite:[UEFI] Section 2.6.2)
| `FIRM_040` | SHOULD include the ability to perform a TFTP-based boot from a network device and to validate a boot
Expand Down
Loading