Skip to content

Latest commit

 

History

History
9 lines (7 loc) · 235 Bytes

README.md

File metadata and controls

9 lines (7 loc) · 235 Bytes

FreeModbus_Verilog

Verilog implementation for FreeModbus|Free Modbus的Verilog实现(working)

TODO:

  1. First implement ASCII mode with no soft/hard CPU cores.(working)
  2. Then add RTU mode to it
  3. TCP mode

业余时间不多,更新很慢。