Verilog implementation for FreeModbus|Free Modbus的Verilog实现(working)
TODO:
- First implement ASCII mode with no soft/hard CPU cores.（working）
- Then add RTU mode to it
- TCP mode
业余时间不多，更新很慢。
forked from hbdeng/FreeModbus_Verilog
-
Notifications
You must be signed in to change notification settings - Fork 0
Verilog implementation for FreeModbus|Free Modbus的Verilog实现(working)
License
sqrtfish/FreeModbus_Verilog
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Verilog implementation for FreeModbus|Free Modbus的Verilog实现(working)
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Verilog 100.0%