Skip to content

Commit

Permalink
Release v0.3.1.4 (#6)
Browse files Browse the repository at this point in the history
  • Loading branch information
dopamane authored Jan 16, 2024
1 parent 6cac0ae commit 97c8881
Show file tree
Hide file tree
Showing 15 changed files with 17 additions and 14 deletions.
3 changes: 3 additions & 0 deletions CHANGELOG.md
Original file line number Diff line number Diff line change
@@ -1,5 +1,8 @@
# Revision history for ice40-prim

## 0.3.1.4 -- 2024-01-15
* Update dependency bounds: clash-prelude-1.8

## 0.3.1.3 -- 2022-02-13
* Update dependency bounds: clash-prelude-1.6.1
* clash-prelude >= 1.2.5 && < 1.7
Expand Down
2 changes: 1 addition & 1 deletion ice40-prim.cabal
Original file line number Diff line number Diff line change
@@ -1,6 +1,6 @@
cabal-version: >=1.10
name: ice40-prim
version: 0.3.1.3
version: 0.3.1.4
synopsis: Lattice iCE40 Primitive IP
description: Clash primitives to instantiate Lattice Semiconductor's iCE40 FPGA hard IP
bug-reports: https://github.com/standardsemiconductor/ice40-prim/issues
Expand Down
2 changes: 1 addition & 1 deletion src/Ice40/Clock.hs
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
{-|
Module : Ice40.Clock
Description : Ice40 Clock domains
Copyright : (c) David Cox, 2021-2022
Copyright : (c) David Cox, 2021-2024
License : BSD 3-Clause
Maintainer : [email protected]
Expand Down
2 changes: 1 addition & 1 deletion src/Ice40/GB.hs
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
{-|
Module : Ice40.GB
Description : Ice40 Global Buffer IP primtive
Copyright : (c) David Cox, 2021-2022
Copyright : (c) David Cox, 2021-2024
License : BSD-3-Clause
Maintainer : [email protected]
Expand Down
2 changes: 1 addition & 1 deletion src/Ice40/I2c.hs
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
{-|
Module : Ice40.I2c
Description : Ice40 I2C hard IP primitive
Copyright : (c) David Cox, 2021-2022
Copyright : (c) David Cox, 2021-2024
License : BSD 3-Clause
Maintainer : [email protected]
Expand Down
2 changes: 1 addition & 1 deletion src/Ice40/IO.hs
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
{-|
Module : Ice40.IO
Description : Ice40 IO hard IP primitives
Copyright : (c) David Cox, 2021-2022
Copyright : (c) David Cox, 2021-2024
License : BSD 3-Clause
Maintainer : [email protected]
Expand Down
2 changes: 1 addition & 1 deletion src/Ice40/Led.hs
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
{-|
Module : Ice40.Led
Description : LED Ice40 hard IP primitive
Copyright : (c) David Cox, 2021-2022
Copyright : (c) David Cox, 2021-2024
License : BSD 3-Clause
Maintainer : [email protected]
Expand Down
2 changes: 1 addition & 1 deletion src/Ice40/Mac.hs
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
{-|
Module : Ice40.Mac
Description : Ice40 Multiply-Accumulate primitive wrapper
Copyright : (c) David Cox, 2021-2022
Copyright : (c) David Cox, 2021-2024
License : BSD-3-Clause
Maintainer : [email protected]
Expand Down
2 changes: 1 addition & 1 deletion src/Ice40/Mac/Prim.hs
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
{-|
Module : Ice40.Mac.Prim
Description : Ice40 Multiply-Accumulate (DSP) hard IP primitive
Copyright : (c) David Cox, 2021-2022
Copyright : (c) David Cox, 2021-2024
License : BSD 3-Clause
Maintainer : [email protected]
Expand Down
2 changes: 1 addition & 1 deletion src/Ice40/Osc.hs
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
{-|
Module : Ice40.Osc
Description : Ice40 oscillator hard IP primitives
Copyright : (c) David Cox, 2021-2022
Copyright : (c) David Cox, 2021-2024
License : BSD 3-Clause
Maintainer : [email protected]
Expand Down
2 changes: 1 addition & 1 deletion src/Ice40/Pll/Core.hs
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
{-|
Module : Ice40.Pll.Core
Description : Ice40 PLL hard IP primitive
Copyright : (c) David Cox, 2021-2022
Copyright : (c) David Cox, 2021-2024
License : BSD 3-Clause
Maintainer : [email protected]
PLL Core hard IP primitive from [Lattice Ice Technology Library](https://github.com/standardsemiconductor/VELDT-info/blob/master/SBTICETechnologyLibrary201708.pdf). The PLL core primitive should be used when the source clock of the PLL is driven by FPGA routing i.e. when the PLL source clock originates on the FPGA or is driven by an input pad the is not in the bottom IO bank (IO Bank 2).
Expand Down
2 changes: 1 addition & 1 deletion src/Ice40/Pll/Pad.hs
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
{-|
Module : Ice40.Pll.Pad
Description : Ice40 PLL Pad hard IP primitive
Copyright : (c) David Cox, 2021-2022
Copyright : (c) David Cox, 2021-2024
License : BSD 3-Clause
Maintainer : [email protected]
Expand Down
2 changes: 1 addition & 1 deletion src/Ice40/Rgb.hs
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
{-|
Module : Ice40.Rgb
Description : Ice40 RGB hard IP primitive
Copyright : (c) David Cox, 2021-2022
Copyright : (c) David Cox, 2021-2024
License : BSD 3-Clause
Maintainer : [email protected]
Expand Down
2 changes: 1 addition & 1 deletion src/Ice40/Spi.hs
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
{-|
Module : Ice40.Spi
Description : Ice40 SPI hard IP primitive
Copyright : (c) David Cox, 2021-2022
Copyright : (c) David Cox, 2021-2024
License : BSD 3-Clause
Maintainer : [email protected]
Expand Down
2 changes: 1 addition & 1 deletion src/Ice40/Spram.hs
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
{-|
Module : Ice40.Spram
Description : Ice40 single-port RAM hard IP primitive
Copyright : (c) David Cox, 2021-2022
Copyright : (c) David Cox, 2021-2024
License : BSD 3-Clause
Maintainer : [email protected]
Expand Down

0 comments on commit 97c8881

Please sign in to comment.