Skip to content
#

processor-design

Here are 71 public repositories matching this topic...

Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the fun…

  • Updated Jul 17, 2022
  • Verilog
HaDes-V

HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V processor using SystemVerilog and FPGA tools. Developed by TU Graz's EAS Group, this resource combines hands-on exercises in hardware/software co-design with practical implementation on the Basys3 FPGA board.

  • Updated Dec 18, 2024
  • SystemVerilog

Improve this page

Add a description, image, and links to the processor-design topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the processor-design topic, visit your repo's landing page and select "manage topics."

Learn more