=======================
This repository is NOT A SELF-RUNNING repository. The right way to open it is use ysyx-framework
To generate Verilog:
make verilogpls see ysyx-framework
-
Notifications
You must be signed in to change notification settings - Fork 0
yizishun/riscv-core
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A 5-stage-pipline RV32I core
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published