forked from ryancor/FPGA-ClkDivider
-
Notifications
You must be signed in to change notification settings - Fork 0
yxzhaohit/FPGA-ClkDivider
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Spartan-6 Verilog binary counter using 4 bits by slowing down the clock. Buzzer uses the tone from the counter, and sound from input.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Verilog 100.0%