Skip to content

Provides Ethernet connection between computer and FPGA using Marvel 88E1111 transceiver

Notifications You must be signed in to change notification settings

garankonic/fpga_ethernet

Folders and files

NameName
Last commit message
Last commit date

Latest commit

author
Mykyta Haranko
Nov 29, 2016
854c23a · Nov 29, 2016

History

5 Commits
Nov 25, 2016
Nov 25, 2016
Oct 14, 2016
Nov 29, 2016
Nov 25, 2016

Repository files navigation

EthernetCore

Base project for the EthernetCore

Description

This project is the basic Ethernet interface between computer and Xilinx KC705 Evaluation Board. The data transfer is done using UDP protocol and 1G/2.5G Ethernet PCS/PMA or SGMII LogiCORE IP from Xilinx. MAC is very simple, but can be extended easily.

Requirements

  • Vivado 2016.2
  • Xilinx KC705 Evaluation Board

Running

Open Vivado Design Suite. At the bottom you can find Tcl console.

  • Go to the cloned directory ( cd "directory" )
  • Run Tcl script to create a project ( source ./build.tcl)
  • Ubuntu: to receive and send ethernet packages run sudo ethtool -K eth0 rx-all on (with corresponding ethernet interface name)

License

Feel free to modify the code for your specific application.

About

Provides Ethernet connection between computer and FPGA using Marvel 88E1111 transceiver

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published