-
Notifications
You must be signed in to change notification settings - Fork 296
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[arcilator] Add clock divider integration test #7705
base: fschuiki/arc-remove-clock-trees
Are you sure you want to change the base?
[arcilator] Add clock divider integration test #7705
Conversation
1427a02
to
57b6019
Compare
2c1bc29
to
7da872c
Compare
57b6019
to
9d3e32a
Compare
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
This needs #7703 to work correctly, doesn't it?
Independently of that, it is currently blasting through the C calling conventions, giving me this output locally:
0 0 2191024128 1808528296
0 0 2191024128 1808528296
0 0 2191024128 1808528296
[...]
The changes below should fix that.
Uh oh, damn calling conventions 🙈. Thanks for the fixes @fzi-hielscher 🥳. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Cool, it's impressive that ClockDiv just works!
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Really nice that this just works!
507d712
to
af82ee5
Compare
7da872c
to
2af2512
Compare
af82ee5
to
43f6fa3
Compare
2af2512
to
b4d2ae4
Compare
43f6fa3
to
fceb310
Compare
b4d2ae4
to
8bef704
Compare
fceb310
to
0511ca9
Compare
Add a test to check that arcilator can simulate a simple clock divider. This exercises a corner case of arcilator's simulation model scheduling, where a state updating its value can trigger other states and module outptus to update their values. In this case, a cascade of clock edges is generated by feeding one state's output into the clock input of the next state.
8bef704
to
fce7727
Compare
0511ca9
to
1bf933e
Compare
Add a test to check that arcilator can simulate a simple clock divider. This exercises a corner case of arcilator's simulation model scheduling, where a state updating its value can trigger other states and module outptus to update their values. In this case, a cascade of clock edges is generated by feeding one state's output into the clock input of the next state.