-
Notifications
You must be signed in to change notification settings - Fork 120
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[L0] Refactoring of boolean event parameters #1600
base: main
Are you sure you want to change the base?
[L0] Refactoring of boolean event parameters #1600
Conversation
eafcd64
to
9679ead
Compare
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Looks good, I found one typo in the flag checks, please fix that and verify that there are not others I missed, thanks!
4d6f728
to
f18c41a
Compare
Hello @winstonzhang-intel , Please rebase since there are L0 CTS failures here: https://github.com/oneapi-src/unified-runtime/actions/runs/9651142091/job/26618341665?pr=1600. |
38b0489
to
e1d74f2
Compare
PR in URT: oneapi-src/unified-runtime#1600 Signed-off-by: Winston Zhang <[email protected]>
e1d74f2
to
dd16ed7
Compare
dd16ed7
to
4304208
Compare
4304208
to
4433ec8
Compare
PR in URT: oneapi-src/unified-runtime#1600 Signed-off-by: Winston Zhang <[email protected]>
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM
@winstonzhang-intel Please make sure that intel/llvm#14536 is updated and passing CI, so we could merge this. Thanks! |
I removed the ready to merge label temporarily until the intel/llvm side is updated and passing tests. Please readd it when intel/llvm PR is updated. |
4433ec8
to
9599d39
Compare
PR in URT: oneapi-src/unified-runtime#1600 Signed-off-by: Winston Zhang <[email protected]>
9599d39
to
9d6d9bf
Compare
9d6d9bf
to
689f323
Compare
PR in URT: oneapi-src/unified-runtime#1600 Signed-off-by: Winston Zhang <[email protected]>
689f323
to
9d222e8
Compare
Working on rebasing against latest phase 2 of counterbased patch. |
9d222e8
to
97a49bf
Compare
PR in URT: oneapi-src/unified-runtime#1600 Signed-off-by: Winston Zhang <[email protected]>
97a49bf
to
e10fb9b
Compare
@winstonzhang-intel , please resolve the merge conflicts with a rebase otherwise the changes look good. |
a5d77f4
to
2cae6db
Compare
This now includes the interrupt changes and is rebased on top of getEventCache changes. Signed-off-by: Zhang, Winston <[email protected]>
Signed-off-by: Zhang, Winston <[email protected]>
2cae6db
to
0f1de75
Compare
Signed-off-by: Zhang, Winston <[email protected]>
CI in LLVM/SYCL: intel/llvm#14536