Skip to content
This repository has been archived by the owner on Mar 21, 2024. It is now read-only.

Commit

Permalink
Update readme.adoc
Browse files Browse the repository at this point in the history
Adding note that svadu has been merged into the privileged spec.

Signed-off-by: Bill Traynor <[email protected]>
  • Loading branch information
wmat authored Mar 21, 2024
1 parent c1abccf commit 43e9afd
Showing 1 changed file with 5 additions and 0 deletions.
5 changes: 5 additions & 0 deletions readme.adoc
Original file line number Diff line number Diff line change
@@ -1,3 +1,8 @@
[NOTE]
====
Hardware Updating of PTE A/D Bits (Svadu) has been merged into the Privileged Specification. Please log any issues against the link:https://github.com/riscv/riscv-isa-manual[RISC-V ISA Manual] repository.
====

= RISC-V Hardware Updating of PTE A/D Bits

The Svadu extension adds support and CSR control for hardware updating of PTE A/D bits.
Expand Down

0 comments on commit 43e9afd

Please sign in to comment.