Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Cheshire (CVA6) support #129

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Cheshire (CVA6) support #129

wants to merge 1 commit into from

Conversation

omeh-a
Copy link

@omeh-a omeh-a commented Jan 17, 2025

This PR adds build support for the Cheshire RISCV64 SoC. This system requires that huge page tests and the timer tests be disabled as the RAM is too small on the target FPGA (Digilent Genesys 2) and there are no hardware timers in Cheshire respectively. This PR requires the following PRs to merge before it can be used standalone:
seL4/seL4#1354
seL4/util_libs#188

… and huge page tests must be disabled

Signed-off-by: Matt Rossouw <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants