Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Cheshire (CVA6) support #129

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Cheshire (CVA6) support #129

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 2 additions & 1 deletion apps/sel4test-tests/arch/riscv/arch_frame_type.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -15,7 +15,8 @@ static const frame_type_t frame_types[] = {
* so we can't allocate a 1GiB page for this test.
* Polarfire has 1GiB of memory can't allocate a 1GiB page for user space */
#if __riscv_xlen == 64 && !defined(CONFIG_PLAT_ROCKETCHIP) \
&& !defined(CONFIG_PLAT_ARIANE) &&!defined(CONFIG_PLAT_POLARFIRE)
&& !defined(CONFIG_PLAT_ARIANE) &&!defined(CONFIG_PLAT_POLARFIRE) \
&& !defined(CONFIG_PLAT_CHESHIRE)
{ seL4_RISCV_Giga_Page, 0, seL4_HugePageBits, },
#endif
{ seL4_RISCV_Mega_Page, 0, seL4_LargePageBits, },
Expand Down
1 change: 1 addition & 0 deletions settings.cmake
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -82,6 +82,7 @@ if(NOT Sel4testAllowSettingsOverride)
OR KernelPlatformQuartz64
OR KernelPlatformRocketchip
OR KernelPlatformRocketchipZCU102
OR KernelPlatformCheshire
omeh-a marked this conversation as resolved.
Show resolved Hide resolved
OR (SIMULATION AND (KernelArchRiscV OR KernelArchARM))
)
# Frequency settings of the ZynqMP make the ltimer tests problematic
Expand Down
Loading